

ABSTRACT

An input voltage is applied by an NMOS transistor (34) driven by an oscillation circuit (60) to a primary winding (32a) of a transformer (32) intermittently. A voltage induced in a secondary winding (32b) is rectified and smoothed by an output circuit (91) to be an output voltage. In a normal mode where no standby signal is supplied, the oscillation circuit (60) controls the NMOS transistor (34) so that the output voltage is stabilized at a predetermined first value. When a standby signal is supplied, a detection circuit (100) detects the standby signal and transmits the detection to a starting circuit (40). The starting circuit (40) starts the oscillation circuit (60) when a voltage of a capacitor (33) reaches an upper limit, and stops the oscillation circuit (60) when this voltage lowers below a lower limit. This upper limit is lower than an upper limit at which the starting circuit (40) starts the oscillation circuit (60) in the normal mode.

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
24 July 2003 (24.07.2003)

PCT

(10) International Publication Number
WO 2003/061106 A3

(51) International Patent Classification⁷: **H02M 3/335,**
3/156

Kitano 3-chome, Niiza-shi, Saitama 352-8666 (JP). UT-
SUNO, Mizuki [JP/JP]; c/o Sanken Electric CO., LTD.,
6-3, Kitano 3-chome, Niiza-shi, Saitama 352-8666 (JP).

(21) International Application Number:
PCT/JP2003/000161

(74) Agent: KIMURA, Mitsuru; 2nd Floor, Kyohan Build-
ing, 7, Kandanishiki-cho 2-chome, Chiyoda-ku, Tokyo
101-0054 (JP).

(22) International Filing Date: 10 January 2003 (10.01.2003)

(25) Filing Language: English

(81) Designated States (*national*): CN, US.

(26) Publication Language: English

(84) Designated States (*regional*): European patent (AT, BE,
BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU,
IE, IT, LU, MC, NL, PT, SE, SI, SK, TR).

(30) Priority Data:
2002-004490 11 January 2002 (11.01.2002) JP

Published:
— with international search report

(71) Applicant (*for all designated States except US*): SANKEN
ELECTRIC CO., LTD. [JP/JP]; 6-3, Kitano 3-chome, Ni-
iza-shi, Saitama 352-8666 (JP).


(88) Date of publication of the international search report:
15 January 2004

(72) Inventors; and

(75) Inventors/Applicants (*for US only*): FURUKOSHI,
Ryuichi [JP/JP]; c/o Sanken Electric CO., LTD., 6-3,

*For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.*

(54) Title: POWER SOURCE APPARATUS



(57) Abstract: An input voltage is applied by an NMOS transistor (34) driven by an oscillation circuit (60) to a primary winding (32a) of a transformer (32) intermittently. A voltage induced in a secondary winding (32b) is rectified and smoothed by an output circuit (91) to be an output voltage. In a normal mode where no standby signal is supplied, the oscillation circuit (60) controls the NMOS transistor (34) so that the output voltage is stabilized at a predetermined first value. When a standby signal is supplied, a detection circuit (100) detects the standby signal and transmits the detection to a starting circuit (40). The starting circuit (40) starts the oscillation circuit (60) when a voltage of a capacitor (33) reaches an upper limit, and stops the oscillation circuit (60) when this voltage lowers below a lower limit. This upper limit is lower than an upper limit at which the starting circuit (40) starts the oscillation circuit (60) in the normal mode.

WO 2003/061106 A3